|
Data Communication
 |
SDLC Protocol Controller | The controller that handles SDLC protocol which is a subset of HDLC protocol. It interfaces with the host using generic bus and several interrupt lines. The core is also available with AMBA® APB interface. |  |  |  |  | |  |
 |
HDLC Protocol Controller | A hardware implementation of two full-duplex HDLC channels. It integrates SDLC with the hardware support for LAPB/LAPD protocols (auto I and S frame handling). It interfaces with the microprocessor through a generic bus. |  |  | | | | |
 |
HDLC Connectivity Platform | The HDLC Connectivity Platform is an integrated solution that significantly shortens the time necessary for development of an 8-bit SoC enhanced with advanced data communication capabilities. |  |  | | | | |
 |
These cores have been successfully prototyped in Altera Flex chips and/or Xilinx Virtex.
Get Acrobat Reader™ to view the datasheet:
|
All trademarks and registered trademarks referred to on this web site are the property of their respective owners.
|